## Chapter 5: Basic Computer Organization and Design

5.9 (up to pg. 159)

5.1 – 5.3,

5.4 (up to pg. 137),

5.5 – 5.8, 5.9 (up to pg. 159)


# Topics

- Instructions Codes
- Computer Registers
- Computer Instructions
- Instruction Cycle
- Memory Reference Instructions
- Input Output and Interrupt

### **Instruction Codes**


A process is controlled by a *program* 

- A program is a set of *instructions* that specify the operations, data, and the control sequence
- An instruction is stored in binary code that specifies a sequence of microoperations
- Instruction codes together with data are stored in memory (Stored Program Concept)



### Instruction code format

- Instruction code format with two parts : Op. Code + Address
  - Op. Code : specify 16 possible operations(4 bits)
  - Address : specify the address of an operand(12 bits)
  - If an operation in an instruction code does not need an operand from memory, the rest of the bits in the instruction(*address field*) can be used for other purpose




Number of Operands per instruction

- No Operands HALT NOP
- 1 operand NOT R4  $\sim$  R4  $\leftarrow$  R4
- 2 operands ADD R1, R2  $R1 \leftarrow R1 + R2$
- 3 operands ADD R1, R2, R3  $R1 \leftarrow R2 + R3$
- > 3 operands ADD R4,R1,R2,R3 R4  $\leftarrow$  R1+(R2\*R3)
- Each specify one operation and 1,2, 3 or 4 data locations.

# Instructions are read from memory as words

- Instructions can be formatted to fit in one or more memory words.
- An instruction may contain
  - An opcode + data (immediate operand)
  - An opcode + the address of data (direct addressing)
  - An opcode + an address where the address of the data is found (indirect addressing)
  - Data only (location has no instructions)
  - An opcode only (register-reference or input/output instruction)

#### **Building A Basic Computer!**



# The address register is connected to the memory


The Program Counter points to the next address of the program

1. Program Counter Increments

by units of addresses

2. The next address is put on the bus and is loaded into the Address Register

3. The Bits of the AR are wired directly to the RAM Address lines to enable loading the memory into the Instruction R.




### **Direct address**

Occurs When the Operand Part Contains the Address of Needed Data.

1. Address part of IR is placed on the bus and loaded back into the AR

2. Address is selected in memory and its Data placed on the bus to be loaded into the Data Register to be used for requested instructions





### Indirect address


Occurs When the Operand Contains the Address of the Address of Needed Data.

1. Address part of IR is placed on the bus and loaded back into the AR

2. Address is selected in memory and placed on the bus to be loaded Back into the AR


3. New Address is selected in memory and placed on the bus to be loaded into the DR to use later

### Indirect address




# **Effective address**:

# • Effective address: Address where an operand is physically located




Effective address: 457



Effective address: 1350

#### Direct and Indirect addressing example



- Data Register(*DR*) : hold the operand(Data) read from memory
- Accumulator Register(**AC**) : general purpose processing register
- Instruction Register(*IR*) : hold the instruction read from memory
- Temporary Register(*TR*) : hold a temporary data during processing
- Address Register(AR) : hold a memory address, 12 bit width

#### Program Counter(PC) :

- hold the address of the next instruction to be read from memory after the current instruction is executed
- Instruction words are read and executed in sequence unless a branch instruction is encountered
- A branch instruction calls for a transfer to a nonconsecutive instruction in the program
- The address part of a branch instruction is transferred to PC to become the address of the next instruction
- To read instruction, memory read cycle is initiated, and PC is incremented by one(next instruction fetch)

- Input Register(*INPR*) : receive an 8-bit character from an input device
- Output Register(*OUTR*) : hold an 8-bit character for an output device


Register	Numbe	r <u> </u>	Register
<u>symbol</u>	of bits	name	Function
DR	16	Data register	Holds memory operands
AR	12	Address register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction register	Holds instruction code
PC	12	Program counter	Holds address of instruction
TR	16	Temporary register	Holds temporary data
INPR	8	Input register	Holds input character
OUTR	8	Output register	Holds output character

Mano's Computer: each instruction occupies one Memory Words

- 4-bit opcode Bits 15-12
- How many possible instructions?
   -2<sup>4</sup>=16
- This leaves 12 bits for the address – How many words of memory?  $-2^{12} = 2^2 \cdot 2^{10} = 4K = 4096$  16-bit words

### Common Bus System

- The basic computer has eight registers, a memory unit, and a control unit.
- Paths must be provided to transfer information from one register to another and between memory and registers
- A more efficient scheme for transferring information in a system with many registers is to use a common bus.



Computer System Architecture, Mano, Copyright (C) 1993 Prentice-Hall, Inc.

### **Common Bus System**

- The connection of the registers and memory of the basic computer to a common bus system :
  - The outputs of seven registers and memory are connected to the common bus
  - The specific output is selected by mux(S0, S1, S2) :
    - Memory(7), AR(1), PC(2), DR(3), AC(4), IR(5), TR(6)
    - When LD(Load Input) is enable, the particular register receives the data from the bus
  - Control Input : LD, INC, CLR, Write, Read

### Selection variables

- Selection variables: select a register or the memory whose output is used as an input to the common bus.
- To select one device out of 8, we need 3 select variables.
- For example, if S2S1S0 = 011, the output of DR is selected as an output of the common bus.

# Load input

**Load input (LD)**: Enables the input of a register to download bits form the common bus. When LD = 1 for a register, the data on the common bus is read into the register during the next clock pulse transition.

> Increment input (INR): Increments the content of a register.> Clear input (CLR): Clear the content of a register to zero.

### Incompatibility in register sizes


 When the contents of AR or PC (12 bits) are applied to the 16-bit common bus, the four most significant bits are set to zero. When AR or PC receives information from the bus, only the 12 least significant bits are transferred to the register.

#### **Operations involve AC and DR Registers**


Accumulator(AC) : Main Register Microoperation : clear AC, shift AC

Data Register : **ADD** \_\_\_\_ DR **to** AC, **AND** DR **to** AC


3) INPR: Input device




#### 5-3. Computer Instruction



### **Computer Instruction**





- 000 AND
- 001 ADD
- 010 LDA


(Load Accumulator)

011 STA (Store Accumulator) 100BUN(Branch Unconditional)101101BSA(Branch and Store Address)110ISZ(Increment and Skip if Zero)

Hex Code			
Symbol	=0  =1	Description	
AND	Oxxx 8xxx	And memory word to AC	
ADD	1xxx 9xxx	Add memory word to AC	
LDA	2xxx Axxx	Load memory word to AC	
STA	3xxx Bxxx	Store content of AC in memory	
BUN	4xxx Cxxx	Branch unconditionally	
BSA	5xxx Dxxx	Branch and Save return address	
ISZ	6xxx Exxx	Increment and skip if zero	
CLA	7800	Clear AC	
CLE	7400	Clear E	
CMS	7200	Complement AC	
CME	7100	Complement E	
CIR	7080	Circulate right AC and E	
CIL	7040	Circulate left AC and E	
INC	7020	Increment AC	
SPA	7010	Skip next instruction if AC positive	
SNA	7008	Skip next instruction if AC negative	
SZA	7004	Skip next instruction if AC zero	
SZE	7002	Skip next instruction if E is 0	
HLT	7001	Halt computer	
INP	F800	Input character to AC	
OUT	F400	Output character from AC	
SKI	F200	Skip on input flag	
SKO	F100	Skip on output flag	
ION	F080	Interrupt On	
IOF	F040	Interrupt Off	

#### **CONTROL UNIT HARDWARE (Hardwired)**

- Inputs to the control unit come from IR where an instruction is stored.
- A hardwired control is implemented in the example computer using:
- >A 3x8 decoder to decode opcode bits 12-14 into signals D0, ..., D7;






Figure: Control unit hardware.

# Instruction Cycle

Fetch the instruction from memory

- Program counter (PC) holds the address of the next instruction to be executed.
- PC incremented each time an instruction is fetched.
- Decode the instruction
  - Determines operation to be performed, addressing mode and location of operands.
- Execute the instruction

# **5.5 Instruction Cycle**

A computer goes through the following instruction cycle repeatedly:

do

- **1.** Fetch an instruction from memory
- **2. Decode the instruction**

3. Read the effective address from memory if the instruction has an indirect address

4. Execute the instruction until a HALT instruction is encountered




Figure: Flowchart for fetch & decode phases.

#### Instruction Fetch

- Instruction Fetch : T0, T1
  - T0 = 1

–1) Place the content of PC onto the bus by making the bus selection inputs  $S_2S_1S_0=010$ 

–2) Transfer the content of the bus to AR by enabling the LD input of AR

Continue

indefinitely unless HALT instruction is encountered

- T1 = 1

• 1) Enable the read input memory

 $T_0: AR \leftarrow PC$ 

• 2) Place the content of memory onto the bus by making  $S_2S_1S_0 = 111$ 

 $T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1$ 

- 3) Transfer the content of the bus to IR by enable the LD input of IR
- 4) Increment PC by enabling the INR input of PC

## **Instruction Cycle**

 At T3, microoperations which take place depend on the type of instruction. The four different paths are symbolized as follows,

Control function	Microoperation
D7`IT3:	$AR \leftarrow M[AR]$ , indirect memory transfer
D7`I`T3:	Nothing, direct memory transfer
D7ľ`T3:	Execute a register-reference instruction
D7IT3:	Execute an I/O instruction

When D7<sup>T3</sup> = 1 (At T3 & IR(12-14)  $\neq$  111), the execution of memory-reference instructions takes place with the next timing variable T4.

#### **REGISTER-REFERENCE INSTRUCTIONS**


• The 12 register-reference instructions are recognized by I = 0 and D7 = 1 (IR(12-14) = 111). Each operation is designated by the presence of 1 in one of the bits in IR(0-11). Therefore D7I<sup>T</sup>T3 = r = 1 is common to all register-transfer instructions.

15	5	1211		11	0
0		 200 	1	Register operations	

Symbol	Control	Microoperations	Description
CLA CLE CMA CME CIR CIL INC SPA SNA SZA SZE HLT	$\begin{array}{c} r \\ rB_{11} \\ rB_{10} \\ rB_{9} \\ rB_{8} \\ rB_{7} \\ rB_{6} \\ rB_{5} \\ rB_{5} \\ rB_{4} \\ rB_{3} \\ rB_{2} \\ rB_{1} \\ rB_{0} \end{array}$	SC $\leftarrow$ 0 (Common to all, done in 1 cycle) AC $\leftarrow$ 0 E $\leftarrow$ 0 AC $\leftarrow$ <u>AC</u> E $\leftarrow$ <u>E</u> AC $\leftarrow$ shr AC, AC(15) $\leftarrow$ E, E $\leftarrow$ AC(0) AC $\leftarrow$ shl AC, AC(0) $\leftarrow$ E, E $\leftarrow$ AC(15) AC $\leftarrow$ shl AC, AC(0) $\leftarrow$ E, E $\leftarrow$ AC(15) AC $\leftarrow$ AC + 1 If AC(15)=0 then PC $\leftarrow$ PC + 1 If AC(15)=1 then PC $\leftarrow$ PC + 1 If AC=0 then PC $\leftarrow$ PC + 1 If E=0 then PC $\leftarrow$ PC + 1 S $\leftarrow$ 0 (S is a start-stop flip-flop)	Clear SC Clear AC Clear E Complement AC Complement E Circular right Circular left Increment AC Skip if positive Skip if negative Skip if AC zero Skip if E zero Halt computer

#### For example

- B7 = 007 (in hexadecimal)., In binary this is equivalent to: 0000 0000 0111 (CIR)
- B6 = 006 (in hexadecimal)., In binary this is equivalent to: 0000 0000 0110 (CIL)



#### **5.6 Memory Reference Instructions**

• Opcode (000 - 110) or the decoded output Di (i = 0, ..., 6) are used to select one memory-reference operation out of 7.

Symbol	Operation decoder	Symbolic description
AND ADD LDA STA BUN BSA ISZ	$egin{array}{c} D_0 \ D_1 \ D_2 \ D_3 \ D_4 \ D_5 \ D_6 \end{array}$	$\begin{array}{rcl} AC \leftarrow AC & \uparrow & M[AR] \\ AC \leftarrow AC & + & M[AR], & E \leftarrow C_{out} \\ AC \leftarrow & M[AR] \\ M[AR] & \leftarrow & AC \\ PC & \leftarrow & AR \\ M[AR] & \leftarrow & PC, & PC & \leftarrow & AR & + & 1 \\ M[AR] & \leftarrow & M[AR] & + & 1, & If & M[AR] & + & 1 & = & 0 \\ then & PC & \leftarrow & PC & + & 1 \end{array}$

## **Memory Reference Instructions**

- Since the data stored in memory cannot be processed directly (the memory unit is not connected to the ALU), the actual execution in the bus system require a sequence of microoperations.
- Note that T0-T2 for fetch an instruction; T3 for AR ← M[AR] if indirect memory addressing.

## AND to AC

- AND to AC: Logical AND operation between AC and the memory word specified by AR.
- Need 2 more cycles for the AND logical operation since only DR is connected to ALU.)
- **D0T4: DR** ← **M**[**AR**]
- D0T5: AC  $\leftarrow$  AC  $^{\circ}$  DR, SC  $\leftarrow$  0
  - SC start counter

## ADD to AC

- ADD to AC: Arithmetic addition operation between AC and the memory word specified by AR.
- D1T4: DR ← M[AR]
  D1T5: AC ← AC + DR, SC ← 0

Load to AC

- **LDA**: Load to AC.
- (Need 2 cycles since AC input is not connected to the bus.)

# D2T4: DR ← M[AR] D2T5: AC ← DR, SC ← 0



## STA: Store AC. D3T4: M[AR] ← AC, SC ← 0

#### Branch unconditionally

 BUN: Branch unconditionally. Transfers the program to the instruction specified by AR. (Note that the branch target must be in AR beforehand.)

#### **D4T4:** PC $\leftarrow$ AR, SC $\leftarrow$ 0

# Branch and save return address


- This instruction is useful for branching to a position of the program called a subprogram
- BSA: Branch and save return address.
   Branch to address AR and save PC address.
- BSA is used to implement a subroutine call. The indirect BUN instruction at the end of the subroutine performs the subroutine return.


## Branch and save return address

- Note that the above microoperations require 2 cycles.
- D5T4: M[AR] ← PC, AR ← AR + 1 (increment, INR AR)

**D5T5:** PC  $\leftarrow$  AR, SC  $\leftarrow$  0

## Branch and save return address





Memory, PC, and AR at time  $T_4$  Memory and PC after BSA execution


#### Increment and skip if zero

- **ISZ**: Increment and skip if zero.
- Programmer usually stores a negative number in the memory word (in two's complement form).
- As this negative number is repeatedly incremented by one, it eventually reaches zero. At that time PC is incremented by one in order to skip the next instruction.

#### Increment and skip if zero

- Increment: M[AR] ← M[AR] + 1, if (M[AR] + 1 = 0) then PC ← PC + 1
- increment and skip if zero requires 3 cycles.
  - D6T4: DR ← M[AR]
  - D6T5: DR ← DR + 1
  - D6T6: M[AR]  $\leftarrow$  DR, if DR=0 then PC  $\leftarrow$  PC + 1, SC  $\leftarrow$  0
- The ISZ instructions is used to implement a loop.

#### **Computer Instruction**





#### Summary of memory-reference instructions

## 5.7 IO and Interrupt

Input-Output Configuration :

Input Register(*INPR*), Output Register(*OUTR*)

- These two registers communicate with a communication interface serially and with the AC in parallel
- Each quantity of information has eight bits of an alphanumeric code

## IO and Interrupt

Input Flag(*FGI*), Output Flag(*FGO*)

 FGI : set when INPR has information, clear when INPR is empty

 FGO : set when operation is completed, clear when output device is active (for example a printer is in the process of printing)


Input-output:		ALC: NOT A REAL PROPERTY OF A REAL PROPERTY
input output.	$D_2 I T_3 =$	p (common to all input-output instructions)
	IR(i) =	$B_i (i = 6, 7, 8, 9, 10, 11)$
	<i>p</i> :	$SC \leftarrow 0$
INP	$pB_{11}$ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	<i>pB</i> <sub>10</sub> :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_9$ :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$
SKO	pB <sub>s</sub> :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$
ION	<i>pB</i> <sub>7</sub> :	$IEN \leftarrow 1$
IOF	<i>pB</i> <sub>6</sub> :	$IEN \leftarrow 0$

#### IO instructions

- These instructions are executed with the clock transition associated with timing signal T3
- For these instructions, D7=1 and I=1
- The control function is distinguished by one of the bits in IR(6-11)


#### **Program Interrupt**

- Program Interrupt
  - Two I/O Transfer Modes
    - I) Programmed I/O
    - 2) Interrupt-initiated I/O (FGI FGO)
- IEN: interrupt enable flip-flop
- R: interrupt flip-flop



#### **Program Interrupt**

- Demonstration of the interrupt cycle :
  - The memory location at address 0 is the place for storing the return address
  - Interrupt Branch to memory location 1
  - Interrupt cycle IEN=0



#### Mano's Computer: RTL

TABLE 5-6 Control Functions and Microoperations for the Basic Computer

	DIT.	A.P. J.P.C
Fetch	R'To: R'Ti:	$AR \leftarrow PC$
Decode	R'Tz:	$IR \leftarrow M[AR], PC \leftarrow PC + 1$ $D_0, \ldots, D_7 \leftarrow Decode IR(12-14),$
Decode	R 12:	$AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	DiIT.:	$AR \leftarrow IR(0-11), T \leftarrow IR(15)$ $AR \leftarrow M[AR]$
Interrupt:	D7113:	
· · · · · · · · · · · · · · · · · · ·	- ECON	<i>R</i> ← 1
$T_0^*T_1^*T_2^*(IEN)(FGI$		$AR \leftarrow 0, TR \leftarrow PC$
	$RT_0$ : $RT_1$ :	$M[AR] \leftarrow TR, PC \leftarrow 0$
	RT <sub>2</sub> :	$PC \leftarrow PC + 1$ , $IEN \leftarrow 0$ , $R \leftarrow 0$ , $SC \leftarrow 0$
Memory-reference:	R12.	re=re=1, 12N=0, R=0, Se=0
AND	DoTa:	DR . MIARI
AND	DoT:	$DR \leftarrow M[AR]$
ADD	$D_0 T_4$ :	$AC \leftarrow AC \land DR, SC \leftarrow 0$ $DR \leftarrow M[AR]$
ADD		
LDA	$D_1T_5$ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4$ :	$DR \leftarrow M[AR]$
CT.	$D_2T_3$ :	$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3T_4$ :	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_4$ :	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_3T_4$ :	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_sT_s$ :	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6T_4$ :	$DR \leftarrow M[AR]$
	$D_6T_5$ :	$DR \leftarrow DR + 1$
	DoTo:	$M[AR] \leftarrow DR$ , if $(DR = 0)$ then $(PC \leftarrow PC + 1)$ , $SC \leftarrow 0$
Register-reference:	DUT	the second s
		= $r$ (common to all register-reference instructions)
		$B_i (i = 0, 1, 2,, 11)$
<b>CI A</b>	r:	$SC \leftarrow 0$
CLA CLE		$\begin{array}{c} AC \leftarrow 0 \\ E \leftarrow 0 \end{array}$
	rB <sub>10</sub> :	$AC \leftarrow \overline{AC}$
CMA	rB <sub>9</sub> :	$E \leftarrow \overline{E}$
CME	rBs: rB;	
CIR CIL	rB.	
INC	rBe:	$AC \leftarrow \text{shl} AC, AC(0) \leftarrow E, E \leftarrow AC(15)$ $AC \leftarrow AC + 1$
SPA		
SNA	rB4:	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$ If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	rB3:	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$ If $(AC = 0)$ then $PC \leftarrow PC + 1)$
SZE	rB2:	
HLT	<i>rB</i> <sub>1</sub> :	If $(E = 0)$ then $(PC \leftarrow PC + 1)$ $S \leftarrow 0$
	$rB_0$ :	3+0
Input-output:	D.IT.	= p (common to all input-output instructions)
		$B_i$ ( <i>i</i> = 6, 7, 8, 9, 10, 11)
	p:	$SC \leftarrow 0$
INP	pB11:	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	pB10:	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_{10}$ : $pB_{2}$ :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$
SKO	pB <sub>9</sub> : pB <sub>8</sub> :	
ION	pB <sub>7</sub> :	
ION		$IEN \leftarrow 1$ $IEN \leftarrow 0$
IOF	$pB_{6}$ :	IEN -0